WARPTECHNEWS · LAB
HomeAIBusinessTechArchive
WARPTECH LAB NEWS

Warptech Lab News aggrega le notizie più rilevanti da oltre 700 fonti internazionali, con classificazione AI, TL;DR sintetici e timeline cluster su singole storie.

Navigazione

  • Home
  • Archivio
  • Editor's Brief
  • Cerca
  • Il tuo account
  • Newsletter tech/AI

Informazioni legali

  • Privacy Policy
  • Termini di servizio
  • Cookie Policy

© 2026 Sparktech S.R.L. — Tutti i diritti riservati. Sito gestito e manutenuto da Sparktech S.R.L.

Sede legale: Corso Libertà 55, 13100 Vercelli (VC), Italia · P.IVA / C.F. 02835910023 · Contatti: admin@warptechlab.com

Home
Storia in 17 fonti

IBM Unveils 3D-Stacked .7nm Chip Design | Silicon UK Tech News

IBM says 'nanostack' approach could fit nearly 100 billion transistors into fingernail-sized area, amid soaring demand for processing power

Raccontata dadatacenterdynamics.comforbes.comnewscientist.comthenextweb.comtechnologyreview.comresearch.ibm.comg1.globo.comsiliconangle.comzdnet.comarstechnica.comtheregister.comnewsroom.ibm.com+5 altre

Confronto fonti

6 prospettive sulla stessa storia
AI · summaries
silicon.co.ukStai leggendo12 h fa

IBM Unveils 3D-Stacked .7nm Chip Design | Silicon UK Tech News

IBM says 'nanostack' approach could fit nearly 100 billion transistors into fingernail-sized area, amid soaring demand for processing power

originale
techspot.com7 h fa

IBM unveils sub-1-nanometer chip architecture that stacks 100 billion transistors onto a fingernail-sized…

Rather than continuing to shrink components along a flat plane, IBM is stacking transistors vertically. That change comes as semiconductor designers run up against the physical limits...

Leggi questa versione → originale
cryptobriefing.com1 g fa

IBM unveils world's first 0.7nm chip technology with 100 billion transistors

IBM unveiled 0.7nm chip technology with 100 billion transistors using nanostack 3D architecture, projecting 50% more performance or 70% better energy

Leggi questa versione → originale
theverge.com1 g fa

IBM crams 100 billion transistors on a chip the size of a fingernail.

The company claims its new nanostack tech is the first sub-nanometer chip manufacturing process. IBM also says that nanostack can deliver up to 50 percent more performance, or 70 percent better energy efficiency than…

Leggi questa versione → originale
datacenterdynamics.com2 g fa

IBM details major chip breakthrough with new sub-1nm ‘nanostack’ 3D architecture

Company claims technology provides up to 50 percent more performance or 70 percent greater energy efficiency

Leggi questa versione → originale
economictimes.indiatimes.com1 g fa

IBM unveils tech for chip smaller than 1 nanometer in AI computing push - The Economic Times

IBM has unveiled groundbreaking chip technology capable of producing transistors at 0.7 nanometers, a significant leap towards smaller and more powerful semiconductors. This innovation, featuring a novel 'nanostack'…

Leggi questa versione → originale

Timeline cronologica

  1. mercoledì 24 giugno 2026·datacenterdynamics.com

    IBM details major chip breakthrough with new sub-1nm ‘nanostack’ 3D architecture

    Company claims technology provides up to 50 percent more performance or 70 percent greater energy efficiency

  2. giovedì 25 giugno 2026·forbes.com

    IBM Unveils World’s First Sub-1nm Chip With 100 Billion 3D-Stacked Transistors

    IBM just unveiled the world's first sub 1-nanometer chip: 100 billion transistors. IBM also says they've produced functioning devices with this technology.

  3. giovedì 25 giugno 2026·newscientist.com

    Record-breaking IBM chip uses trick to cram in 100 billion transistors

    IBM's latest chip packs in twice as many transistors as the current state-of-the-art chip by adding a second layer of silicon circuitry

  4. giovedì 25 giugno 2026·thenextweb.com

    IBM says it has built the first sub-1nm chip technology

    IBM unveiled a 0.7nm chip built on a new 3D ‘nanostack’ architecture, packing nearly 100 billion transistors onto a fingernail-sized chip.

  5. giovedì 25 giugno 2026·technologyreview.com

    IBM has unveiled chip technology that could help extend Moore’s Law another decade

    The company, along with others, is pursuing a new paradigm for cramming more transistors on chips—building up.

  6. giovedì 25 giugno 2026·research.ibm.com

    What is IBM’s nanostack chip architecture?

    This new microchip architecture from IBM builds up, not out, to overcome the spatial limitations of scaling transistor density.

  7. giovedì 25 giugno 2026·research.ibm.com

    IBM introduces the smallest computer chip in the world

    It’s the world’s first sub-1nm chip technology, powered by IBM’s new nanostack architecture, paving the way for more powerful chips for years to come.

  8. giovedì 25 giugno 2026·g1.globo.com

    IBM anuncia primeiro chip do mundo abaixo de 1 nanômetro; entenda o que isso significa | G1

    Segundo a empresa, será possível reunir 100 bilhões de transistores em um chip do tamanho de uma unha e aumentar capacidade de desempenho em relação a modelos anteriores.

  9. giovedì 25 giugno 2026·siliconangle.com

    IBM says new sub-nanometer architecture paves the way for the next decade of chip design - SiliconANGLE

    IBM says new sub-nanometer architecture paves the way for the next decade of chip design - SiliconANGLE

  10. giovedì 25 giugno 2026·zdnet.com

    IBM says it can fit nearly 100 billion transistors on a chip - why the milestone matters

    The race for the first sub-one-nanometer chip is over, and IBM has won.

  11. giovedì 25 giugno 2026·arstechnica.com

    IBM claims world’s first sub-1 nanometer chip technology

    IBM’s nanostack transistors could boost chip performance or energy efficiency.

  12. giovedì 25 giugno 2026·theregister.com

    IBM stacks up a sub-nanometer chip future

    Big Blue shows off process node it claims can scale down to 1 Angstrom

  13. giovedì 25 giugno 2026·newsroom.ibm.com

    IBM Debuts World’s First Sub-1 Nanometer Chip Technology

    IBM unveiled a major semiconductor breakthrough with the introduction of the world’s first sub-1 nanometer (nm) chip technology, featuring a revolutionary transistor architecture…

  14. giovedì 25 giugno 2026·thehindubusinessline.com

    IBM unveils tech for chip smaller than 1 nanometer in AI computing push

    IBM introduces groundbreaking 0.7-nanometer chip technology, enhancing AI computing with unprecedented transistor density and efficiency.

  15. giovedì 25 giugno 2026·cryptobriefing.com

    IBM unveils new method to miniaturize computer chip components

    IBM and University of Illinois researchers achieve 98-100% yields in 3D silicon stacking, a breakthrough that could reshape AI hardware and semiconductor

  16. giovedì 25 giugno 2026·cryptobriefing.com

    IBM proposes NanoStack architecture for ultra-dense 3D chips

    IBM's NanoStack architecture promises 50% area scaling and 70% power reduction versus 2 nm chips, targeting next-gen AI accelerators and high-performance

  17. giovedì 25 giugno 2026·economictimes.indiatimes.com

    IBM unveils tech for chip smaller than 1 nanometer in AI computing push - The Economic Times

    IBM has unveiled groundbreaking chip technology capable of producing transistors at 0.7 nanometers, a significant leap towards smaller and more powerful semiconductors. This…

  18. giovedì 25 giugno 2026·cryptobriefing.com

    IBM unveils world's first 0.7nm chip technology with 100 billion transistors

    IBM unveiled 0.7nm chip technology with 100 billion transistors using nanostack 3D architecture, projecting 50% more performance or 70% better energy

  19. giovedì 25 giugno 2026·newsbytesapp.com

    IBM reveals world's first sub-1 nanometer chip technology

    IBM has introduced groundbreaking technology to produce chips smaller than one nanometer, advancing semiconductor capabilities to meet the rising demands of AI-driven computing.

  20. giovedì 25 giugno 2026·spectrum.ieee.org

    Is This Stacked CFET Architecture The Ultimate CMOS Platform?

    IBM chooses a different path from Intel, Samsung, and TSMC