WARPTECHNEWS · LAB
HomeAIBusinessTechArchive
WARPTECH LAB NEWS

Warptech Lab News aggrega le notizie più rilevanti da oltre 700 fonti internazionali, con classificazione AI, TL;DR sintetici e timeline cluster su singole storie.

Navigazione

  • Home
  • Archivio
  • Editor's Brief
  • Cerca
  • Il tuo account
  • Newsletter tech/AI

Informazioni legali

  • Privacy Policy
  • Termini di servizio
  • Cookie Policy

© 2026 Sparktech S.R.L. — Tutti i diritti riservati. Sito gestito e manutenuto da Sparktech S.R.L.

Sede legale: Corso Libertà 55, 13100 Vercelli (VC), Italia · P.IVA / C.F. 02835910023 · Contatti: admin@warptechlab.com

Home
Storia in 4 fonti

Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance and better thermal management

China now has a prototype tool designed for vertical circuit stacking.

Raccontata datomshardware.comqz.comcryptobriefing.comscmp.com

Confronto fonti

4 prospettive sulla stessa storia
AI · summaries
tomshardware.comStai leggendo5 h fa

Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design…

China now has a prototype tool designed for vertical circuit stacking.

originale
scmp.com1 g fa

Peking University unveils design tool to power Huawei’s chip ambitions

The university’s new chip design software is compatible with Huawei’s LogicFolding architecture introduced on Monday.

Leggi questa versione → originale
qz.com2 g fa

Huawei LogicFolding chip design aims to match 1.4nm by 2031

The Chinese tech giant says its new stacked-chip architecture can deliver transistor density equivalent to 1.4nm processes by 2031, without access to advanced lithography tools

Leggi questa versione → originale
cryptobriefing.com1 g fa

Huawei unveils new chip design approach, sparking investor interest in Chinese semiconductor stocks

Huawei's Tau Scaling Law and LogicFolding 3D architecture aim to bypass US sanctions by rethinking chip design, targeting 1.4nm-equivalent density by 2031.

Leggi questa versione → originale

Timeline cronologica

  1. lunedì 25 maggio 2026·tomshardware.com

    Huawei claims sanctions-busting breakthrough with 1.4nm-class chips by 2031, claims 55% higher transistor density — firm claims new…

    Flagship Huawei Mate 90 series will be the first commercial processors to feature the LogicFolding architecture

  2. martedì 26 maggio 2026·qz.com

    Huawei LogicFolding chip design aims to match 1.4nm by 2031

    The Chinese tech giant says its new stacked-chip architecture can deliver transistor density equivalent to 1.4nm processes by 2031, without access to advanced lithography tools

  3. mercoledì 27 maggio 2026·cryptobriefing.com

    Huawei unveils new chip design approach, sparking investor interest in Chinese semiconductor stocks

    Huawei's Tau Scaling Law and LogicFolding 3D architecture aim to bypass US sanctions by rethinking chip design, targeting 1.4nm-equivalent density by 2031.

  4. mercoledì 27 maggio 2026·scmp.com

    Peking University unveils design tool to power Huawei’s chip ambitions

    The university’s new chip design software is compatible with Huawei’s LogicFolding architecture introduced on Monday.

  5. giovedì 28 maggio 2026·tomshardware.com

    Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance…

    China now has a prototype tool designed for vertical circuit stacking.