Storia in 5 fonti

D-Matrix targets Nvidia MGX rack integration for Raptor XPU by Q4 2027

D-Matrix plans to integrate its Raptor XPU with Nvidia's MGX rack and NVLink Fusion by Q4 2027, claiming 4.7x throughput gains over HBM-based

Raccontata da

Confronto fonti

5 prospettive sulla stessa storia

AI · summaries

cryptobriefing.comStai leggendo12 h fa

D-Matrix targets Nvidia MGX rack integration for Raptor XPU by Q4 2027

D-Matrix plans Raptor XPU integration into Nvidia MGX by Q4 2027, tape-out before end 2026, 144 units per NVLink fabric. Promises 4.7x inference throughput over HBM; well-funded alternative signals fragmentation risk for accelerator procurement decisions.

originale

Timeline cronologica

giovedì 10 settembre 2026·morningstar.com
d-Matrix Adopts NVIDIA NVLink Fusion Rackscale Infrastructure for Ultra-Low Latency AI Inference
d-Matrix Adopts NVIDIA NVLink Fusion Rackscale Infrastructure for Ultra-Low Latency AI Inference
giovedì 10 settembre 2026·theregister.com
d-Matrix drinks the Nvidia Kool-Aid with NVLink Fusion and MGX rack designs
AI infrastructure startup joins Qualcomm, Arm, Marvell, Amazon, Fujitsu, and MediaTek as NVLink true believers

D-Matrix targets Nvidia MGX rack integration for Raptor XPU by Q4 2027

Confronto fonti

D-Matrix targets Nvidia MGX rack integration for Raptor XPU by Q4 2027

Timeline cronologica

d-Matrix Adopts NVIDIA NVLink Fusion Rackscale Infrastructure for Ultra-Low Latency AI Inference

d-Matrix drinks the Nvidia Kool-Aid with NVLink Fusion and MGX rack designs

d-Matrix Adopts NVIDIA NVLink Fusion for Rack-Scale XPU Deployment

d-Matrix Adopts NVIDIA NVLink Fusion Rackscale Infrastructure for Ultra-Low Latency AI Inference

d-Matrix drinks the Nvidia Kool-Aid with NVLink Fusion and MGX rack designs

Chip startup d-Matrix to use Nvidia chip-linking tech in AI servers

d-Matrix Adopts NVIDIA NVLink Fusion for Rack-Scale XPU Deployment

Chip startup d-Matrix to use Nvidia chip-linking tech in AI servers

D-Matrix targets Nvidia MGX rack integration for Raptor XPU by Q4 2027

D-Matrix adopts NVLink Fusion for rack-scale AI inference