Cadence Unveils Industry’s First Fully Autonomous Virtual Engineer for Chip Design, powered by NVIDIA
Level-5 ChipStack AI Super Agent framework and NVIDIA OpenShell runtime advance secure, agentic AI across semiconductor development
At Computex 2026, Cadence (Nasdaq: CDNS) announced the industry’s first fully autonomous virtual agentic AI design engineer, extending the ChipStack™ AI Super Agent to Level-5 autonomy. Built on Cadence’s AI-driven electronic design automation (EDA) portfolio with NVIDIA Nemotron models, and secured by NVIDIA OpenShell runtime, the new agentic capabilities enable customers to run dynamic simulations in automated workflows. At NVIDIA, 1000s of engineers are using billions of compute hours per year to run millions of tests to verify their designs. Each engineer will use ChipStack agents to run hundreds of dynamic simulations with Cadence® Xcelium™ Logic Simulation and Jasper® Formal Verification, delivering over 40X faster RTL validation cycles and reducing a typical five-week verification loop to less than a day, dramatically accelerating the validation of complex semiconductor designs.
“We see our customers using AI to let their expert engineers take on more ambitious silicon designs with greater speed and confidence,” said Paul Cunningham, senior vice president and general manager of the System Verification Group at Cadence. “With the ChipStack AI Super Agent, we’re taking the next step—moving from AI that assists engineers to autonomous virtual engineers that can implement real design and verification work, grounded in our signoff-accurate engines and running in secure, governed environments so teams can innovate faster with confidence.”
